1 documents found
Kyrylo Pshenychnyi. Temporal finite state machines models and verification methods in hardware description languages
: Доктор філософії :
spec.. 123 - Комп’ютерна інженерія :
presented. 2024-06-29; popup.evolution: o;
Kharkiv National University Of Radio Electronics. – Харків, 0824U002425.
1 documents found
Updated: 2026-03-17
