1 documents found
Head: Петренко Анатолій І ванович. Methods of parallel integrated RLC circuit models reduction..
National Technical University of Ukraine “Igor Sikorsky Kyiv Polytechnic Institute”. № 0106U002187
1 documents found
Updated: 2026-03-15
